



H61H2-M2

Rev : 1.0

ECS CONFIDENTIAL

TABLE OF CONTENTS

Page	Index
1	Cover Page
2	Block Diagram
3	CPU - DMI/FDI/PEG
4	CPU - MISC
5	CPU - DDR3
6	CPU - PWR/GND
7	DDR3 - CH_A_DIMM1
8	DDR3 - CH_B_DIMM3
9	VCore & VAXG-RT8859M
10	VCore & VAXG- RT9612
11	DC/DC CPUVTT-RT8121 / VCCSA
12	DC/DC VDIMM/DDR_VTT/5VDUAL
13	Front Panel,FAN,PowerConn,GND,104
14	PCH - DMI/PCI/PE/USB
15	PCH - SATA / CLK
16	PCH - MISC, Strap Function
17	PCH - DP/VGA/FDI
18	PCH - PWR
19	PCH - GND
20	Slot - PCI-EX16/PCI-EX1
21	DVI&HDMI&COM&PS2
22	USB/SATA/SPI
23	SIO-IT8758E
24	AUDIO VT1705/ALC662(CHIP)
25	AUDIO VT1705/ALC662(PANEL)


NOTE:
Design by 428971_428971_Sugar_Bay_and_BromolowWS_PDG_Rev_0_8.pdf,
428880_428880_Cougar_Point_Desktop_Ballout_Mech_Package_Rev1p0.zip

REVISION HISTORY:

Rev	Date	Notes
V.A	2010/09/23	Change from H67H2-M3 1. Audio change to vt1705 2. Super IO change to IT8758E 3. VCore PWM change to RT8859M 4. V_CPUVTT PWM change to RT8121 5. LAN change to AR8151-B & AR8152-B 6. Del PCI function 7. Del USB3.0 function 8. Del SATA 6G 9.Del Easy Charge Circuit of F_USB1
V.1.0	2010/12/03	1. PSON- Pull High 從5VSB改為3VSB_IO 2. Del EC33 1000U-6.3DL-O 3. Change EC35 from (1000U-6.3DL) to (820U-2.5D6-OS) 4. Del EC24 100U-16DE-O 5. 更改DDR3 SOCKET 顏色為兩根都灰色 6. 更改BATTERY SOCKET換成非架高料 7. 更改POWER CONN. 24pin 換成半透明STD料 8. 更改F_USB1改成和F_USB2為相同的顏色 9.VT1705更改為VT1705CE 10.SATA0GP、SATA1GP、SATA2GP、SATA3GP、SATA4GP、SATA5GP 增加Pull High & Low線路




PCH-GPIO function

Pin Name	Power Well	Usage	Default Status
GPIO71	VCC3		GPI
GPIO22	VCC3		GPI
GPIO38	VCC3		GPI
GPIO39	VCC3		GPI
GPIO48	VCC3		GPI
GPIO21	VCC3		GPI
GPIO36	VCC3		GPI
GPIO37	VCC3		GPI
GPIO16	VCC3	Reserve for TPM	GPI
GPIO49	VCC3	Reserve for TPM	GPI
GPIO0	VCC3	F_AUDIO Detect	GPI
GPIO33	VCC3	ME Enable/Disable	GPO
GPIO34	VCC3	pull-up	GPI
GPIO13	3VSB	PME	GPI
GPIO24	3VSB	SKTOCC	GPO
GPIO57	3VSB	Board ID(CRB_0.7)	GPI
GPIO61	3VSB	TPM_LPCPD	GPI





SIO-GPIO function

Pin Name	Power Well	Usage	Default Status
GP16	VCC3	BEEP	
GP23		Power LED	
GP22		Power LED	
Pin Name		Usage	
Pin Name		Usage	
Pin Name		Usage	
Pin Name		Usage	



01D201-000060 PCH E60




CFG	H	L	DESCRIPTION
0	reserved	reserved	reserved
1	reserved	reserved	reserved
2	NORMAL	REVERSE	PEGLANE REVERSAL[0], X16
3	reserved	reserved	reserved
4	reserved	reserved	reserved
5	*	*	PEOFSEL[0]
6	*	*	PEOFSEL[1]
7	reserved	reserved	reserved
8	reserved	reserved	reserved
9	reserved	reserved	reserved
10	reserved	reserved	reserved
11	reserved	reserved	reserved
12	reserved	reserved	reserved
13	reserved	reserved	reserved
14	reserved	reserved	reserved
15	reserved	reserved	reserved

CFG[0..17] HAVE INTERNAL PULL-UPS

PCIE CONFIG	SELO	SEL1
1 X 16	1	1
2 X 8	0	1

CFG[5:6]:
 01=DEFAULT X16,
 01=2X8,
 10=RESERVED,
 00=X8,X4,X4



change test point for internal PU Jack05/25

- STP1 ● 1 CFG 0 H36
- STP8 ● 1 CFG 1 J36
- STP16 ● 1 CFG 2 J37
- STP9 ● 1 CFG 3 K36
- STP20 ● 1 CFG 4 L36
- STP25 ● 1 CFG 5 N35
- STP19 ● 1 CFG 6 L37
- STP17 ● 1 CFG 7 M36
- STP21 ● 1 CFG 8 J38
- STP18 ● 1 CFG 9 L35
- STP28 ● 1 CFG 10 M38
- STP30 ● 1 CFG 11 N36
- STP33 ● 1 CFG 12 N38
- STP32 ● 1 CFG 13 N39
- STP34 ● 1 CFG 14 N37
- STP35 ● 1 CFG 15 N40
- STP7 ● 1 CFG 16 G37
- STP2 ● 1 CFG 17 G36


- AT14 RSVD_016
- AY3 RSVD_023
- H7 RSVD_028
- H8 RSVD_029

5 OF 10



SKT_H2_CRB

CPUUE
 BALLMAP_REV=1.4

- VCCP_SELECT P33 VTT_SEL
- VCCSA_VID P34 VCCSA_VID <11>
- VCCSA_SENSE T2 VCCSA_SENSE <11>
- VCC_SENSE A36 VCC_SENSE <9>
- VSS_SENSE B36 VSS_SENSE <9>
- VCCIO_SENSE AB4 VCCIO_SENSE <11>
- VSSIO_SENSE AB3 VSSIO_SENSE <11>
- VCCAXG_SENSE L32 VCCAXG_SENSE <9>
- VSSAXG_SENSE M32 VSSAXG_SENSE <9>
- TDO L39 H TDO 1 STP31
- TDI L40 H TDI 1 STP28
- TCK M40 H TCK 1 STP27
- TMS L38 H TMS 1 STP29
- J39 H TRST L 1 STP22
- K38 H PRDY L 1 STP24
- K40 H PREO L 1 STP23
- E39 FP_RST L 1 STP3
- RSVD_001 C40 XDP H CLK DP 1 STP4
- RSVD_002 D40 XDP H CLK DN 1 STP3
- BPM#_0 H40 1 STP15
- BPM#_1 H38 1 STP14
- BPM#_2 G38 1 STP13
- BPM#_3 G40 1 STP12
- BPM#_4 G39 1 STP11
- BPM#_5 E38 1 STP5
- BPM#_6 E40 1 STP6
- BPM#_7 E40 1 STP10
- RSVD_024 B39 X
- RSVD_030 J33 X
- RSVD_037 L34 X
- RSVD_036 L33 X
- RSVD_033 K34 X
- RSVD_040 N33 X
- RSVD_039 M34 X
- RSVD_018 AV1 X
- RSVD_020 AW2 X
- RSVD_038 L9 X
- RSVD_032 J9 X
- RSVD_034 K9 X
- RSVD_035 L31 X
- RSVD_050 J31 X
- RSVD_053 K31 X
- RSVD_051 AD34 X
- RSVD_052 AD35 X




EDS P68/132 has internal PU Jack05/25




DMI/FDI termination voltage:
 DC coupled: TX/RX to VCC ISF sampled high
 DC coupled: TX/RX to VSS IF sampled low
 AC COUPLED: TX set to VCC/2, RX set to VSS regardless of this strap


Power Down Sequencing Circuit




20100927
 Del By Andy lu



DDR3 CH.A




DDR3 CH.B




DDR3 CH.A


Pay Attention to This Part!







DDR3 CH.B



The processor memory controller does not have any DDR3 Data Mask (DM) signals for either channel. As a result the DM[8:0] pins of each DDR3 DIMM connector must be tied directly to ground.



CHANNEL B DIMMs














Del DIMM3 for always populate DIMM4 first Jack 05/13

External Connection

VCC ○ VCC
VCORE ○ VCORE
12V_4P ○ 12V_4P
VCC3 ○ VCC3
VIN ○ VIN
VAXG ○ VAXG

<9> AU1_PWM[1..4] ○ AU1_PWM[1..4]
<9> AU1_ISEN1P ○ AU1_ISEN1P
<9> AU1_ISEN1N ○ AU1_ISEN1N
<9> AU1_ISEN2P ○ AU1_ISEN2P
<9> AU1_ISEN2N ○ AU1_ISEN2N
<9> AU1_ISEN3P ○ AU1_ISEN3P
<9> AU1_ISEN3N ○ AU1_ISEN3N
<9> AU1_ISEN4P ○ AU1_ISEN4P
<9> AU1_ISEN4N ○ AU1_ISEN4N

<9> AU1_PWMA ○ AU1_PWMA
<9> AU1_ISENAP ○ AU1_ISENAP
<9> AU1_ISENAN ○ AU1_ISENAN




DC/DC VCORE/VAXG RT9612			
Size	Document Number	H61H2-M2	
Custom		Rev 1.0	
Date:	Monday, December 06, 2010	Sheet	10 of 29

External Connection



VCC ○ VCC
 3VSB ○ 3VSB
 5VSB ○ 5VSB
 V_1P05_PCH ○ V_1P05_PCH
 V_CPUVTT ○ V_CPUVTT

VCCIO voltage selection	
VTT_SEL	V_CPUVTT
low	1V
high	1.05V







VCCSA voltage selection	
VID	+V_SA
0	0.925V
1	0.85V

*






20100924
Change By Andy lu
From 3VSB to 5VSB



Refer to page28




Sd

3VSB_IO




USB3.0 W/S3 ADJ1085-S 02-349-085810 (TO-252)
USB3.0 W/O S3 ADJ1086-S 02-347-086760 (SOT-223)

External Connection






	S0	S1	S3	S4	S5
G_LED1	L	B	B	L	L
G_LED2	H	H	L	L	L
G	GB	YB	IOFF	OFF	OFF

B:Blinking












POWER CONNECTOR

External Connection



FAN

External Connection




PCB STACK:

L1:TOP

L2:PWR

L3:GND

L4:BOTTOM



20-120-011476

5series PN:20-120-010851



SMD 6.4M

Elitegroup Computer Systems

Title: **Front Panel,FAN,PowerConn,GND,104**


Size: Custom

Document Number: **H61H2-M2**

Rev: **1.0**


Date: Thursday, December 09, 2010

Sheet: 13 of 29





BOOT DEVICE	GNT1_L	GPIOI9
LPC	0	0
PCI	1	0
SPI	1	1

*











For H61:SATA port2/3 is disable....From 440377 file
ONLY SATA PORT0 & PORT1 SUPPORT SATA3.0,
ALSO SUPPORT SATA2.0, SATA1.0.







Buffer Through Mode / Integrated Clock Mode have been changed to F/W Strap. Default: Integrated Clock Mode. Doc. Cougar Point Platform Controller Hub (PCH) Family EDS Update V0.7.1




When Deep Sleep not implemented:
1.PCH_GP30, PCH_GP27 need to be Pull Up.
2.VCC0SDW3_3 should to be connected to +3VSB.
3.SLP_SUS_L, SUSACK_L left unconnected.
4.SUSWARN_L may be used as GPIO30.(Reference to 1.)



ME Enable/Disable



	ME_UNLOCK
1-2	UNLOCK
Float	LOCK



091222 Update!
Terminating unused DC NAND interface:
If not implemented, the dual channel NAND interface signals, including NV_RCOMP, can be left as No Connect.



Note:
VCCPNAND which power the DC NAND interface must be powered even if dual channel NAND interface is not connected since it also supplies power to other functions inside PCH.



100120 Update!
428880_428880_Cougar_Point_Desktop_Ballout_Mech_Package_Rev1p0.zip:
Renamed NV_WE#_CK[0:1], NV_RE#_WRB[0:1], NV_RCOMP, NV_RB#, NV_DQ9 / NV_IO[0:15], NV_DQS[0:1], NV_CE#[0:3], and NV_ALE to Reserved(RSVD).
Renamed NV_CLE to DF_TVSS.




Close to Connector

20100929
Change By Andy lu







PCI-E X1 A





















PCI-E X1 B



PCI-E X1 A Decoupling Cap.









A pin-to-pin connection diagram showing two columns of pins connected by horizontal lines. The connections are as follows:









Left Pin	Right Pin
3VSB	3VSB
5VSB	5VSB
VCC3	VCC3
VCC	VCC
VBAT_IO	VBAT_IO
V_1P5_SM	V_1P5_SM
V_CPUVTT	V_CPUVTT
VCORE	VCORE




(PIN 60) SOUT- R95 1 2 4.7K-04 VCC3

(PIN 23) Pull high in SB Page


PIN NO.	Symbol	Value	Description
PIN 60 SOUT-	FAN_CTL_SEL	11	The default value of EC Index 63h/6Bh/73h is 80h (50%)
		10	The default value of EC Index 63h/6Bh/73h is FFh(Fan off)
PIN 23 GA20		01	The default value of EC Index 63h/6Bh/73h is 00h(Fan full speed)
		00	The default value of EC Index 63h/6Bh/73h is 40h




	W/O EUP	W EUP
Sa	2-3	1-2
Sb	V	X
Sc	X	V
Sd	X	V




External Connection



* VCC1.5 can remove for non-Intel G4X platform





沒用到可直接短路到VCC3
For Intel G4X HDMI support : 1.5V (pin1-2)
For Normal link : 3.3V (pin2-3)




<16> FP_AUD_DETECT << HDPANEL_DETECT


Non re-tasking for rear panel




FRONT-AUDIO



SPDIF-OUT



External Connection




新手提醒： LAN_HSOP/N請接到SB的PCIE RX端


LAN_HSIP/N請接到SB的PCIE TX端

LAN_HSIP/N在SB的PCIE TX端要記得放AC coupling cap


Ch




Closed To Pin1





Ch



Ch



Ch



BOM Difference


	AR8151-B 1000M	AR8152-B 10/100M	AR8161-B 1000M
Ca	AR8151-B	AR8152-B	AR8161-B
Cb	V	X	X
Cc	USBX2-LAN-1000	USBX2-LAN-100	USBX2-LAN-1000
Cd	X	V	X
Ce	0-04	.01U-25VX-04	0-04
Cf	V	X	V
Cg	V	X	X
Ch	X	V	X
Cl	V	V	X
Cj	V	X	V
Ck	V	X	X
Cl	X	X	V
Cm	V	V	X
Cn	V	V	X

HW Strapping


LED0 : 0 -> OC disable
1 -> OC enable
LED1 : 0 -> VDDCT_REG enable
1 -> VDDCT_REG disable




Closed To PWR Loading Pin




Closed To PWR Source Pin




20100929
Change By Andy lu





AR8152-B
Ca




Cf




20100929
Short By Andy lu



Link: Green on
Active: Yellow blinking





NOTE:

Sugar Bay Platform has two clock mode:

1.Integrated Clock Mode (Generate by PCH)

2.Buffer Through Mode (Generate by Clock Gen.)

If we choose Integrated Clock Mode, we should unstuff Clock Gen. circuit.

Please refer to

Page.12 PCH - DMI/PCI/PE/USB for CLK IN PD

Page.13 PCH - SATA, SATA CONN for CLK IN PD

Page.14 PCH - MISC, F/W Strap

Page.15 PCH - CLK IO, CKG - CV184 for Option

